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論 文 内 容 要 旨
 Metal-oxide-semiconductor  field-effect-transistors (MOSFETs) with higher  current drive capability and high reliability are 
indispensable to lectronic systems. The miniaturization f MOSFETs has been able to increase the level of integration and 
performance of large scale integrated devices. However, when the device dimensions shrink to the nanometer scale, short channel 
effects, parasitic MOS effects, and device interactions become serious problems, which have threatened to prevent the further scaling 
of conventional MOSFET. To eliminate the problems and provide superior performance, new technologies are  necessary. The 
purposes of this research are to indicate the solutions for the high-performance and high reliable semiconductor devices and to analyze 
the physical mechanism. A new MOSFET  structure: nanograting channel MOSFET was  proposed.  After the detailed esign of the 
 structure, th  devices were fabricated and the high-performance of the  nanograting channel MOSFETs was  confirmed. The structure 
was then introduced tothin film  transistor  (1n) and the enhancement of he current drivability  of  I' was  achieved. 
 I.  Device fabrication a d experiments 
 The principle of the MOSFET with  nanograting channels is depicted in Fig. 1(a): A conventional MOSFET fabricated ona (100) wafer with 
 Periodic nanogratings. Thedrain current flows on four kinds of surfaces of the nanogratings: the top,  bottom, left sidewall, and right sidewall, thus, the 
 effective channel width is larger than  that of the conventional pl nar MOSFETs and the current drivability per planar  area can be expected tobe 
 enhanced 
 To realize the drivability enhancement at low process cost, the surface roughness of the nanograting substrate should be smaller than the depth of 
 kus of the lithography process. According tothis, the depth of the nanogratings wadetermined to be smaller than 35  nm. Since the formation f the 
 1/410grafings w th corners may bring about the  intensification effect of the electrical field,  which will result in the increase of the leakage  current, the 
 nannrafings should be  rounded. Nanograting substrate should be formed based on these principles. Bycarrying out he conventional processes ona Si 
 naNgating substrate, nanograting MOSFETs were  fabricated. The cross ectional TEM images ofthe fabricated device in the  channel width direction
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X-X' and  channel length  direction  Y-Y' are shown in Figs. 1(b) and (c),  respectively. From Fig. 1(b), itis known that he nanograting  structure with the 
pitch of 140  run, the height of 35  nm and the curvature radius at the corner of 18 nm was formed. From Fig. 1(c), it is known that he gate insulator 
layer was 2  nm. The curvature radius was much larger than the thickness of the gate  insulator, thus, the intensification of  electric field can be  expected 
to be  controlled. The effective width of the nanograting MOSFET was expected to be enhanced by about 32% 
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Fig.1. (a) Schematic illustration f a  nanograting  MOSFET;  (b)  TEM  cross  ectional view of a nanograting  MOSFEr in the  direction  X-X' 
 described in (a);  (c)  TEM  cross ectional view  of  a  nanograting MOSFET in the direction  Y-Y'  desaibed in(a).
2. Current drivability enhancement  characteristics 
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    Fig. 2. Channel length dependence of the transconductance Gm inthe  nanograting and conventional  -MOSFETs  (a) and p-MOSFETs (b). 
 At the same  overdrive bias  condition, with the same planar dimension, the drain  current ofthe nanograting MOSFETs is  larger than that of the 
conventional planar devices for both  n-  and p-channel. The threshold voltage decreased in the nanograting channel devices,  which can be  ascribed to 
the lower channel doping concentration in the nanograting devices due to the enhanced planar area The roll-off shape was almost ame to that of the 
conventional  devices, indicating the excellent  scalability. Using the novel  structure-, the  current  drivability Gm can be enhanced by21% in  n-channel
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device and 54% in p-channel device, as shown in  Fig. 2(a) and (b).  Furthermore, theenhancement  shows atendency to increase innMOSFET and 
 decrease in pMOSFET as the channel length  decreases, which can be considered to be due to the influence ofsaturation velocity in shorter channel 
 devices.  theenhancement will result in the circuit area  reduction. 
2.  Factors for the current drivability enhancement 
 By modeling the cross-sectional im ge of the fabricated nanograting channel MOSFETs, the enhancement of the  effective width was quantified to 
 32°/g which is different from the current drivability in both nanograting nMOSFETs and pMOSFETs. Thus, besides the enhanced channel width, 
there are some other factors  contributing  to the  current  drivability enhancement 
 The enhancement of gate-channel capacitance was  approximately equal to that of the gate  width,  according to which, itwas concluded that he 
thickness in the  nanograting channel devices was the same as that in the conventional  ones. 
 The effective mobility characteristics in both the  nanograting channel MOSFETs and conventional pl nar ones were xtracted and  compared. The 
electron mobility inthe  nanograting channel nMOSFETs was lower than that in the conventional pl nar nMOSFETs, while hole mobility was larger 
than that in the conventional pMOSFETs as shown in Fig 3. It can  explain the different current drivability enhancement in  anograting nMOSFET 
and pMOSFET.
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     Fig 3. Comparison of effective el ctron mobility (a) and hole mobility (b) for the nanogratinga dconventional MOSFETs 
 The change of carrier mobility can be easily  considered to be due to the  introduction of  surface orientations other than (100) in the nanograting 
channel d vices. And the fact hat (100) surface has the largest  electron mobility and lowest hole mobility can successfully explain the  decrease 
 direction of  electron mobility and increase direction f hole mobility in nanograting channel devices. However, to make clear whether only the change 
of  surface orientation is  responsible to the change of the mobility or  not, the  carrier mobility in the  case that only the change of surface orientation  has
influence was calculated and compared to the xperimental value. As a result, the calculated  electron mobility was larger than the experimental one,
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and the calculated hole mobility was lower than the experimental one.Thus, besides the change of surface orientation, there are some other  factors 
which  contribute to he change of mobility, which was considered to be strain effect in he  nanograting channel devices. 
  Four-point bending method was employed to analyze the strain effect. The nanograting channel pMOSFETsturned out o have almost the same 
strain dependence of mobility change. According to the dependence, it was concluded that there isabout compressive train of about 0.233% inthe 
 nanograting channel  devices,  produced by the poly-Si which fills up the spaces between the  walls in the  nanogratings. 
3.  High-Reliability of he nanograting channel  MOSFETs 
  The gate leakage  current of the two types of devices in inversion were  measured by applying gate voltage from 0to 2.85 V. The gate leakage 
current density in the nanograting channel MOSFETs i  almost the same as that in the conventional planar ones. 
  The time dependent dielectric breakdown  (TDDB)  characteristic of the gate insulator in the nanograting channel MOSFET was investigated by 
acceleration tests. The  TDDB lifetime was also extracted based on the widely accepted wo models: E model and  1/E  model. For the both models, the 
lifetime is longer than 10 years even ifthe applied lectric f eld is as large as 10 MV/cm as shown i Fig. 4, which can perfectly meet the requirement 
of the practical use. 
  The  nanograting channel  pMOSFETs and the conventional pl nar ones have almost the same negative bias temperature instability (NBTI) 
characteristics, and the lifetime of the nanograting channel  pMOSFET is comparable to that of the conventional planar one. No degradation due to the 
formation of anogratings was observed 
  1/f noise of the nanograting channel MOSFETs i a little larger than that of the conventional e, ascribed to the employment of the surface 
orientations ther than (100) and the surface  roughness due to the formation process of the nanogratings. It is considered that by optimizing the
fabrication  processes, the degradation can be  suppressed in the  future. 
4.  Nanograting  TFT 
 The nanograting channel  structure was introduced to  TFT and it was verified that the structure was also effective in TFT. The current drivability 
 enhancement in  TFT was due to the channel width  enhancement, the better c ystallinity andthe strain effect inthe nanograting  TFT.  It is believed that 
by combining the novel structure with laser c ystallization,  TFTs with performance as high as bulk MOSFETs can be achieved in the  future, which  will 
contribute to the  lectrical industry. 
 5. Condusions 
 We have  demonstrated that without  depending on the channel l ngth t e nanograting channel structure can enhance the  drivability of both 
nMOSFET and pMOSFET by 21% and  54%,  respectively, which gives the area dvantage. Better area balance is obtained  from the  smaller 
enhancement in  nMOSFET and the much larger one in pMOSFET. hanks tothe  drivability  enhancement, the nanograting MOSFETs have better 
operation  characteristics than the conventional es. The rounded ges ofthe nanogratings can successfully suppress the lectric f eld intensification, 
resulting in the sufficient reliability. Thus, the new device structure p ovides promising productivity andperformance for the future CMOS  LSIs. The 
same effect as 1.45 years scaling onthe roadmap can be achieved by the utilization of rounded nanograting MOSFETs proposed here.
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論文審査結果の要旨
従来,MOSトランジスタの高性能化は主に加工寸法の微細化によ り進展 してきた。加工精度が厳 しく
なり,微細化に頼 らないMOSトランジスタの性能向上の研究が急務 となっている。著者 は,シ リコンウ
ェハ表面に設 けた微細凹凸溝か らなるナノグレーティングをチャネル に利用す るMOSトランジスタを提
案し,設計 ・試作 したデバイスの特性解析 と評価によりその有用性 を実証 した。本論文は,こ れ らの研
究成果をま とめた もので,全 文7章 よ りなる。
第1章 は,序 論である。
第2章 では,ナ ノグレーテ ィングチャネルMOSトランジスタの構造設計について述べた。電流駆動力
を効果的に向上させ るナノグ レーティング形状,リ ソグラフィに負担 をかけないナノグ レーテ ィングの
深さ,電界集 中を抑制 したグレーティングコーナー形状を求めた。得 られた指針に基づき,ナ ノグ レー
ティングチャネルMOSトランジスタを設計 ・試作 した。
第3章 では,試 作 したデバイスの基本特性を解析 ・評価 した。nチ ャネルおよびpチ ャネルMOSトラ
ンジスタの電流駆動力 を,そ れぞれ同一占有面積で21%,54%増加 させることに成功 した。CMOSインバ
ータ回路面積は28%の縮小が可能にな り,ロー ドマップ上ではL4年 のスケー リング前進効果 を得た。
従来のLSI製造技術を用い,微 細化に頼 らず大幅な性能向上が実現できたことは重要な成果である。
第4章 では,性 能向上の要因を解明 した。複数の結晶面方位 からな るナノグレーティングチ ャネル構
造による実効チャネル幅の増加 に加 え,歪による電子および正孔移動度の変化が電流駆動力に影響す る
ことを見出 した。 さらに,外 部か らの応力印加実験によ り,チャネルには圧縮歪が約0.23%存在す るこ
とを解明 した。
第5章では,試 作 したデバイスの経時破壊試験 と負バイアス温度安定性試験の結果か ら,従来プ レー
ナ構造デバイス と比べ遜色のないデバイス寿命,す なわち10年 以上の信頼性 を確保できることを確認
した。電流駆動力向上要因であるチャネルの微細凹凸構造,複 数のチ ャネル結晶面方位,お よび内蔵圧
縮歪はデバイ ス信頼性にほとん ど影響を与えないことを実証 したことは実用上重要な成果である。
第6章では,ナ ノグレーテ ィングチャネルMOSトランジスタの設計指針に基づき,ナ ノグレーティン
グチャネル薄膜 トランジスタ(TFT)を試作 ・評価 した。同一占有面積の従来プ レーナTFTと比較する




つて性能向上を実証 したものであって,半導体電子工学の発展 に寄与するところが少な くない。
よって,本 論文は博士(工学〉の学位論文 として合格 と認 める。
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